User contributions for Unimore

Results for Unimore talk block log uploads logs
A user with 12 edits. Account created on 24 February 2022.
Jump to navigation Jump to search
Search for contributionsExpandCollapse
⧼contribs-top⧽
⧼contribs-date⧽

10 October 2022

6 October 2022

  • 15:2815:28, 6 October 2022 diff hist +12 WP3-22 No edit summary
  • 15:2615:26, 6 October 2022 diff hist +47 N File:Building block wp3 22.png Building Block diagram for WP3-22 current
  • 15:2415:24, 6 October 2022 diff hist +5,014 N WP3-22 Created page with "=Onboard Overlay Compute Platform (OOCP)= {|class="wikitable" | ID|| WP3-22 |- | Contributor || UNIMORE |- | Levels || System |- | Require || Application definition and FPGA-based System-on-Chip |- | Provide || Accelerator-rich Overlay for FPGA-based System-on-Chip |- | Input || Application Specific HW Accelerators description in HDL, or HLS, or using WP3-28 Methodology |- | Output || Synthesizable Overlay for FPGA with integrated Application Specific HW..."